2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any Status bits, see Section 16.0 "Instruction Set Summary".

Note: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS: ARITHMETIC STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h) - - - - -

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7	·				·		bit 0		
t 7	•	ster Bank Sel	•	for indirect a	ddressing)					
		2, 3 (100h-1F 0, 1 (00h-FFI	,							
t 6-5	RP<1:0>:	Register Ban	k Select bits	(used for dire	ect address	sing)				
	10 = Bank 01 = Bank 00 = Bank	 3 (180h-1FF 2 (100h-17F 1 (80h-FFh) 0 (00h-7Fh) is 128 bytes 	ĥ)							
t 4	TO: Time-	out bit								
	 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred 									
t 3	PD: Power-Down bit									
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 									
t 2	Z: Zero bit									
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 									
t 1	DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions) ⁽¹⁾									
		ry-out from th arry-out from t				rred				
t 0	C: Carry/b	orrow bit (AD	DWF, ADDLW,	SUBLW and S	UBWF instr	uctions) ^(1,2))			
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 									
	Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.									
	 For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register. 									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer. Although the prescaler can be assigned to either the WDT or Timer0, but not both, a new divide counter is implemented in the WDT circuit to give multiple WDT time-out selections. This allows TMR0 and WDT to each have their own scaler. Refer to Section 15.12 "Watchdog Timer (WDT)" for further details.

REGISTER 2-2: OPTION_REG: OPTION CONTROL REGISTER (ADDRESS 81h, 181h)

	er nen_i						,,	
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	RBPU: PO	RTB Pull-up I	Enable bit					
	1 = PORTE	3 pull-ups are	disabled					
	0 = PORTE	3 pull-ups are	enabled by	/ individual po	ort latch valu	Jes		
bit 6	INTEDG: Ir	nterrupt Edge	Select bit					
	1 = Interru	pt on rising e	dge of RB0/	'INT pin				
	0 = Interru	pt on falling e	dge of RB0	/INT pin				
bit 5	TOCS: TMF	R0 Clock Sou	rce Select b	oit				
	1 = Transit	ion on RA4/T	OCKI/C2OL	JT pin				
	0 = Interna	l instruction of	ycle clock (CLKO)				
bit 4	TOSE: TMF	R0 Source Ed	ge Select b	it				
	1 = Increm	ent on high-t	o-low transit	tion on RA4/1	OCKI/C2OU	JT pin		
	0 = Increm	ent on low-to	-high transit	tion on RA4/1	OCKI/C2OU	JT pin		
bit 3	PSA: Preso	aler Assignm	nent bit					
	1 = Presca	ller is assigne	d to the WE	т				
	0 = Presca	ller is assigne	ed to the Tin	ner0 module				
bit 2-0	PS<2:0>: F	Prescaler Rate	e Select bits	3				
	Bit Value	TMR0 Rate	WDT Ra	te				
	000	1:2	1:1					
	001	1:4	1:2					
	010	1:8	1:4					
	011	1 : 16	1:8					
	100	1:32	1:16					
	101	1:64	1:32					
	110	<u>1 : 128</u> 1 : 256	<u>1 : 64</u> 1 : 128					
	111	1.200	1.120	,				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 interrupt
	0 = Disables the TMR0 interrupt
bit 4	INTOIE: RB0/INT External Interrupt Enable bit
	1 = Enables the RB0/INT external interrupt
	0 = Disables the RB0/INT external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)
	0 = TMR0 register did not overflow
bit 1	INTOIF: RB0/INT External Interrupt Flag bit
	1 = The RB0/INT external interrupt occurred (must be cleared in software)
	0 = The RB0/INT external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit
	A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.
	1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
	0 = None of the RB7:RB4 pins have changed state
	Logond
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC16F87/88

2.2.2.4 **PIE1** Register

This register contains the individual enable bits for the peripheral interrupts.

Bit PEIE (INTCON<6>) must be set to Note: enable any peripheral interrupt.

PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch) **REGISTER 2-4:**

	•••••••						/
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	ADIE ⁽¹⁾	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0
Unimplemented: Read as '0'							
ADIE: A/D Converter Interrupt Enable bit ⁽¹⁾							

- bit 7
- bit 6 ADIE: A/D Converter Interrupt Enable bit⁽¹⁾
 - 1 = Enabled
 - 0 = Disabled

Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.

- bit 5 RCIE: AUSART Receive Interrupt Enable bit
 - 1 = Enabled 0 = Disabled
- TXIE: AUSART Transmit Interrupt Enable bit bit 4
 - 1 = Enabled
 - 0 = Disabled
- bit 3 SSPIE: Synchronous Serial Port (SSP) Interrupt Enable bit
 - 1 = Enabled
 - 0 = Disabled
- bit 2 CCP1IE: CCP1 Interrupt Enable bit
 - 1 = Enabled
 - 0 = Disabled
- bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
 - 1 = Enabled
 - 0 = Disabled
- bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit
 - 1 = Enabled
 - 0 = Disabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of					
	its corresponding enable bit, or the global					
	enable bit, GIE (INTCON<7>). User					
	software should ensure the appropriate					
	interrupt flag bits are clear prior to					
	enabling an interrupt.					

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ADDRESS 0Ch)

	U-0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0
	_	ADIF ⁽¹⁾	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
-	bit 7							bit 0

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit ⁽¹⁾
	1 = The A/D conversion completed (must be cleared in software)
	0 = The A/D conversion is not complete
	Note 1: This bit is only implemented on the PIC16F88. The bit will read '0' on the PIC16F87.
bit 5	RCIF: AUSART Receive Interrupt Flag bit
	 1 = The AUSART receive buffer is full (cleared by reading RCREG) 0 = The AUSART receive buffer is not full
bit 4	TXIF: AUSART Transmit Interrupt Flag bit
	 1 = The AUSART transmit buffer is empty (cleared by writing to TXREG) 0 = The AUSART transmit buffer is full
bit 3	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software)
	0 = No TMR1 register capture occurred
	Compare mode:
	 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Interrupt Flag bit
	 1 = A TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = The TMR1 register overflowed (must be cleared in software)
	0 = The TMR1 register did not overflow
	Legend:
	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$

R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS 8Dh)							ו)	
	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
	OSFIE	CMIE	—	EEIE	—	—	_	—
	bit 7							bit 0
bit 7	bit 7 OSFIE: Oscillator Fail Interrupt Enable bit							
1 = Enabled 0 = Disabled								
bit 6	bit 6 CMIE: Comparator Interrupt Enable bit							
1 = Enabled								
	0 = Disabled							
bit 5	Unimplemented: Read as '0'							
bit 4	 bit 4 EEIE: EEPROM Write Operation Interrupt Enable bit 1 = Enabled 0 = Disabled bit 3-0 Unimplemented: Read as '0' 							
bit 3-0								
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is u	nknown

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bit for the EEPROM write operation interrupt.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of					
	its corresponding enable bit, or the global					
	enable bit, GIE (INTCON<7>). User					
	software should ensure the appropriate					
	interrupt flag bits are clear prior to					
	enabling an interrupt.					

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ADDRESS 0Dh)

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0
OSFIF	CMIF	-	EEIF	_	-	_	-
bit 7							bit 0

bit 7 **OSFIF:** Oscillator Fail Interrupt Flag bit

- 1 = System oscillator failed, clock input has changed to INTRC (must be cleared in software)
 0 = System clock operating
- bit 6 CMIF: Comparator Interrupt Flag bit
 - 1 = Comparator input has changed (must be cleared in software)
 - 0 = Comparator input has not changed
- bit 5 Unimplemented: Read as '0'
- bit 4 **EEIF:** EEPROM Write Operation Interrupt Flag bit
 - 1 = The write operation completed (must be cleared in software)
 - 0 = The write operation is not complete or has not been started
- bit 3-0 Unimplemented: Read as '0'

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	